

# (12) UK Patent Application (19) GB (11) 2 283 602 (13) A

(43) Date of A Publication 10.05.1995

(21) Application No 9422268.4

(22) Date of Filing 04.11.1994

(30) Priority Data

(31) 08147601 (32) 04.11.1993 (33) US

(71) Applicant(s)

Altera Corporation

(Incorporated in USA - California)

2610 Orchard Parkway, San Jose,  
California 95134-2020, United States of America

(72) Inventor(s)

Richard G Cliff

Rina Raman

(74) Agent and/or Address for Service

Boulton Wade Tennant

27 Fumival Street, LONDON, EC4A 1PQ,  
United Kingdom

(51) INT CL<sup>6</sup>

H03K 19/177 19/003

(52) UK CL (Edition N )

G4H HU H13D H14D

(56) Documents Cited

GB 0963751 A US 4845633 A US 4020469 A

(58) Field of Search

UK CL (Edition M ) G4H HU

INT CL<sup>5</sup> H03K

## (54) Implementation of redundancy on a programmable logic device

(57) In an architecture and method of operation for providing redundancy in programmable logic devices, spare columns or rows of logic blocks 115 and switch boxes 140 are employed to replace columns or rows of logic blocks containing one or more defective logic blocks. Associated logic using multiplexers 315, 340, 365, 385 enable the device to bypass a column or row of logic blocks 115 containing one or more defective logic blocks 115 and to switch in a spare column or row of defect-free logic blocks 115 as replacement. Configuration data is supplied via multiplexers.




FIG. 3




FIG. 1




FIG. 3





FIG. 2






FIG. 5

IMPLEMENTATION OF REDUNDANCY  
ON A PROGRAMMABLE LOGIC DEVICE

BACKGROUND OF THE INVENTION

5           This invention relates to programmable integrated logic circuits. In particular, the invention relates to an improved architecture which implements redundancy capabilities in programmable logic devices.

          Programmable logic devices (PLDs), sometimes  
10 referred to as PALs, PLAs, FPLAs, PLDs, FPLDs, EEPLDs, LCAs, and FPGAs, are well known. Such devices often comprise a plurality of logic blocks and programmable switch boxes arranged in an array format. Each logic block is configurable to perform user-specified logic operations. Configuration  
15 data, which control the logic block functions, are stored in volatile or nonvolatile memory and are loaded at power-up or on command.

          It is known in the art that many schemes exist to provide the necessary connections among the logic blocks in a  
20 programmable logic device. One scheme involves the use of direct programmable interconnections between adjacent blocks. Special inputs and outputs of adjacent logic blocks can be directly connected via programmable interconnection points. These programmable interconnection points are implemented by  
25 programmable switches, such as pass transistors. This scheme is described in detail in the 1992 edition of The Programmable Gate Array Data Book by Xilinx, Inc. of San Jose, California.

          Another scheme described therein employs general purpose interconnect channels, each of which comprises a  
30 plurality of vertical and horizontal metal segments. These general purpose interconnect channels are joined by programmable switching boxes. Circuits within these switching boxes permit programmed interconnections among horizontal and vertical segments, forming an interconnect network for the  
35 inputs and outputs of the logic blocks. Signals that must travel long distances are routed via long lines which bypass the programmable switching boxes.

It has long been recognized that logic device yield and reliability are inversely correlated with increased complexity. A defective row or column of logic blocks can render the entire array of logic blocks useless even though the remainder of the array is free of defects. Thus, there is desired an architecture which permits defective rows and/or columns of logic blocks to be bypassed and replaced by redundant rows and/or columns of defect-free logic blocks.

10

## SUMMARY OF THE INVENTION

The present invention relates to an improved programmable logic device architecture and method of operation which provides spare columns or spare rows of logic blocks and associated logic to facilitate the replacement of columns or rows of logic blocks containing one or more defective logic blocks.

In one embodiment, programmable multiplexers at the inputs and outputs of the logic blocks enable an array of logic blocks to bypass a column of logic blocks containing one or more defective logic blocks. The configuration data for the column of logic blocks containing one or more defective logic blocks are shifted onto an adjacent column of defect-free logic blocks via a data path. A spare column of defect-free logic blocks is switched in as replacement. Furthermore, programmable multiplexers at programmable switch boxes enable the array to bypass a column of programmable switch boxes associated with the column of logic blocks containing one or more defective logic blocks. A spare column of programmable switch boxes is switched in as replacement.

30

In another embodiment, an improved programmable logic device comprises a plurality of logic blocks disposed in an array format forming rows and columns of logic blocks. Each logic block performs a variety of user-specified logic operations. At least one row of logic blocks is reserved for replacing a selected row of logic blocks when one or more logic blocks in the selected row of logic blocks are found to be defective.

35

Examples of embodiments of the present invention will now be described with reference to the drawings, in which:-

5

Fig. 1 shows a representative programmable logic device;

Fig. 2 shows in greater detail the architecture of a representative programmable logic device;

10 

Fig. 3 shows, in one embodiment, the additional interconnect resources employed to implement redundancy;

Fig. 4 shows, in one embodiment, an improved architecture for a programmable logic device having redundancy capability; and

15

Fig. 5 shows, in one embodiment, a shifting scheme for shifting configuration data from a column of logic blocks to another column of logic blocks.

#### DESCRIPTION OF THE SPECIFIC EMBODIMENTS

20

Fig. 1 shows a simplified representative programmable logic device (PLD) having horizontal and vertical interconnect buses. A PLD 110 comprises a plurality of logic blocks 115 arranged in a matrix format, forming rows and columns of logic blocks.

25

Each logic block 115 is configured to implement a variety of user-configured logic functions. A configuration program resides on internal memory cells and is loaded through a data path 120 or an address path 125 upon power-up or on command. A common way to implement logic functions in logic blocks is through the use of programmable look-up tables.

30

In one embodiment, these programmable look-up tables are SRAM-based. In other words, the function of a particular look-up table is determined by static random-access memory (SRAM) architecture bits. These SRAM bits are programmed upon power up or on command from nonvolatile memory. Preferably, the contents of the SRAM bits are downloaded from an electrically-erasable programmable read-only-memory (EEPROM) which is embedded in the PLD. The SRAM-based programmable



look-up tables are more fully described in commonly assigned, co-pending patent application Serial No. 08/049,064, filed April 19, 1993, (Attorney Docket No. 15114-369).

Interconnect buses, each of which comprises a plurality of metal lines, carry global and local signals to and from each block. Each logic block 115 is instructed to couple one or more of its inputs and outputs to a respective horizontal global interconnect bus 130 or a respective vertical global interconnect bus 135. The coupling can be implemented via, for example, tri-state buffers. A programmable switch box 140 is provided at each intersection of a horizontal global interconnect bus 130 and a vertical global interconnect bus 135.

Fig. 1 also shows a typical local interconnect conductor 145 available to logic block 115. These local interconnect conductors permit efficient coupling of inputs and outputs among neighboring logic blocks 115 and reduce the demand on the global interconnect resources such as horizontal and vertical global interconnect buses 130 and 135.

Fig. 2 shows in greater detail the architecture of the representative programmable logic device of Fig. 1. Logic blocks 115 are again disposed in a matrix of vertical columns and horizontal rows of logic blocks. Similarly, programmable switch boxes 140 are disposed in a matrix of programmable switch boxes. For illustrative purposes, each logic block 115 has programmable direct interconnect outputs 210 and 215, and programmable direct interconnect inputs 220 and 225, for connecting logic block 115 to adjacent logic blocks on the same row. Vertical global interconnect buses 135 and horizontal global interconnect buses 130 are disposed among the logic block matrix and form part of the network of interconnect resources available to the programmable logic device.

There are also shown a vertical single-length bus 230, which includes  $n$  lines, and a horizontal single-length bus 235, which includes  $m$  lines. Vertical single-length bus 230 connects adjacent switch boxes 140 in the same column.

Similarly, horizontal single-length bus 235 connects adjacent switch boxes 140 on the same row.

Fig. 2 also shows a vertical double-length bus 240, which includes v lines, and a horizontal double-length bus 245, which includes l lines. Vertical double-length bus 240 connects two switch boxes 140 in the same column which are separated by one other switch box 140. Similarly, horizontal double-length bus 245 connects two switch boxes 140 on the same row which are separated by one other switch box 140. It is possible, if desired, to provide for triple-length buses or even longer switch-box-to-switch-box buses. For the purpose of illustrating this embodiment, those buses are omitted from Fig. 2.

As discussed in connection with Fig. 1, each global interconnect bus, such as vertical global interconnect bus 135 or horizontal global interconnect bus 130, comprises a plurality of metal lines. The programmable switch boxes 140 facilitate connection among certain metal lines of horizontal global interconnect bus 130 or vertical global interconnect bus 135 with certain metal lines of either vertical single-length bus 230, horizontal single-length bus 235, vertical double-length bus 240, or horizontal double-length bus 245. In other words, signals from either vertical global interconnect bus 135 or horizontal global interconnect bus 130 may be programmably coupled with metal lines on the single-length or double-length buses. The programmable switch boxes 140 are implemented by programmable switches such as pass transistors. The programming itself may be implemented through the use of fuses, EPROM, EEPROM, etc.

Each logic block 115 has horizontal programmable network inputs 250 and 255, and horizontal programmable network outputs 260 and 265. Horizontal programmable network inputs 250 and 255, and horizontal programmable network outputs 260 and 265 enable logic block 115 to selectively tap into vertical global interconnect bus 135, vertical single-length bus 230, or vertical double-length bus 240. A similar interconnect scheme exists for logic block 115 in the vertical direction. For example, each logic block 115 has, in

the vertical direction, the vertical programmable network outputs 270 and 275, and the vertical programmable network inputs 280 and 285, which can selectively tap into horizontal global interconnect bus 130, horizontal single-length bus 235, or horizontal double-length bus 245.

Fig. 3 shows, in one embodiment of the invention, the simplified redundancy circuitry employed to switch out a column of logic blocks 115 which is found to contain one or more defective logic blocks. For ease of discussion, only one logic block and one switch box are shown. Furthermore, the following convention is adopted. If a given logic block 115 occupies a position L, the adjacent logic block immediately to its left is designated L-1. The logic block immediately adjacent and to the left of logic block L-1 is designated L-2. Correspondingly, the adjacent logic block immediately to the right of logic block L is designated L+1. The logic block immediately adjacent and to the right of logic block L+1 is designated L+2.

Furthermore, logic block 115 at position L has associated with it a switch box 140, whose position is designated S. The adjacent programmable switch box immediately to the left of programmable switch box S is designated S-1. The programmable switch box immediately adjacent and to the left of programmable switch box S-1 is designated S-2. Correspondingly, the adjacent programmable switch box immediately to the right of programmable switch box S is designated S+1. The programmable switch box immediately adjacent and to the right of programmable switch box S+1 is designated S+2.

In one embodiment, an extra column of logic blocks 115 is provided to replace a column of logic blocks 115, which is found to contain one or more defective logic blocks. Furthermore, an extra column of programmable switch boxes 140 is provided to replace the column of programmable switch boxes 140 associated with the replaced column of logic blocks 115. The extra column of logic blocks and the extra column of switch boxes are located along the right edge of the array. However, in accordance with other embodiments of the invention, it is

equally possible to provide, in addition to or in place of the spare column, an extra row of logic blocks 115 and an extra row of programmable switch boxes 140 to replace any defective row, or the terms row and column may simply be considered to  
 5 be the same.

A logic block 115 at position L has a programmable direct interconnect input 310 for receiving data from a logic block on its left. This programmable direct interconnect input 310 can be selectively coupled via a programmable  
 10 multiplexer 315 to either redundant direct line 320 of logic block L-1 or a direct line 325. Redundant direct line 320 of logic block L-1 is coupled to programmable direct interconnect input 310 of the logic block L-1 (not shown in Fig. 3). Direct line 325 is coupled to the output of logic block L-1.  
 15 The redundant direct line 330 of logic block L couples to programmable direct interconnect input 310 of logic block L and programmable multiplexer 315 of logic block L+1. As can be readily appreciated, redundant direct line 330 facilitates redundant direct interconnect coupling from logic block L-1 to  
 20 logic block L+1 should logic block L be bypassed.

Furthermore, logic block 115 at position L has a programmable direct interconnect input 335 for receiving data from a logic block on its right. This programmable direct interconnect input 335 can be selectively coupled via a  
 25 programmable multiplexer 340 to either a redundant direct line 345 or a direct line 350. Redundant direct line 345 is coupled to a programmable interconnect input 335 of logic block L+1. Direct line 350 is coupled to the output of logic block L+1. Redundant direct line 355 couples to programmable  
 30 direct interconnect input 335 of logic block L and the programmable multiplexer 340 of logic block L-1. As can be readily appreciated, redundant direct line 355 facilitates redundant direct interconnect coupling from logic block L+1 to logic block L-1 should logic block L be bypassed.

35 A programmable switch box 140 at position S has a horizontal single-length interconnect bus 360 for coupling with a programmable switch box on its left. This horizontal single-length interconnect bus 360 serves as the input bus to

the programmable switch box and can be selectively coupled via a programmable multiplexer 365 to either a horizontal redundant single-length bus 370 or a horizontal direct single-length bus 375. Horizontal redundant single-length bus 370 is coupled to the horizontal direct single-length bus 375 of programmable switch box S-1 (not shown in Fig. 3). Horizontal direct single-length bus 375 of switch box S is coupled to programmable switch box S-1.

Furthermore, programmable switch box 140 at position S has a horizontal double-length interconnect bus 380 for coupling with a programmable switch box 140 on its left. This horizontal double-length interconnect bus 380 can be selectively coupled via a programmable multiplexer 385 to either a horizontal redundant double-length bus 390 or a horizontal direct double-length bus 395. Horizontal redundant double-length bus 390 is coupled to the horizontal direct double-length bus 395 of the programmable switch box S-2 (not shown in Fig. 3). Horizontal direct double-length bus 395 is coupled to the programmable switch box S-2.

Fig. 3 also shows a horizontal redundant double-length bus 400 coupled to horizontal direct double-length bus 395 of programmable switch box S to facilitate redundant double-length coupling between programmable switch box S+1 and programmable switch box S-2 should programmable switch box S be bypassed. Similarly, a horizontal redundant single-length bus 405 couples to horizontal direct single-length bus 375 to facilitate redundant single-length coupling between subsequent programmable switch box S+1 and programmable switch box S-1 should programmable switch box S be bypassed. Programmable network outputs 260, 265, 270, and 275, programmable network inputs 250, 255, 280, and 285, programmable direct interconnect outputs 210 and 215, global interconnect buses 130 and 135, as well as vertical single-length bus 230 and vertical double-length bus 240, function as described in connection with Fig. 2.

The operation of the redundant circuit described in Fig. 3 will now be discussed. Fig. 4 shows, for illustrative

purposes, a simplified diagram of the improved programmable logic device comprising three logic blocks and their corresponding programmable switch boxes. In view of the earlier established convention, the middle logic block 115 is designated logic block L. The middle programmable switch box is designated programmable switch box S. Thus Fig. 4 shows three logic blocks: L-1, L, and L+1, along with three programmable switch boxes: S-1, S, and S+1. There are a redundant column of logic blocks (not shown) and an associated  
 5 redundant column of programmable switch boxes at the right edge of the array (not shown in Fig. 4).

As a default, all programmable multiplexers 315 and 340 are set to couple their respective programmable direct interconnect inputs 310 and 335 to their respective direct  
 15 lines 325 and 350. In other words, programmable direct interconnect inputs 310 and 335 are not coupled to their respective redundant direct lines 320 and 345 as a default. Assume for discussion purposes that the logic block 115 designated 115(L) is found to be defective. Upon detection of  
 20 a defect in logic block 115(L), the entire column of logic blocks which contains the defective logic block 115(L) is bypassed.

To bypass the column of defective logic blocks, the programmable multiplexer 315(L+1) of logic block 115(L+1) is  
 25 set to couple the programmable direct interconnect input 310(L+1) of logic block 115(L+1) with the redundant direct line 330(L). As a consequence, data which normally enters the programmable direct interconnect input 310(L) of logic block 115(L) now also enters programmable direct interconnect input  
 30 310(L+1) of logic block 115(L+1). Furthermore, the programmable multiplexer 340(L-1) is set to couple the programmable direct interconnect input 335(L-1) to the redundant direct line 355(L). As a consequence, data which normally enters programmable direct interconnect input 335(L)  
 35 of logic block 115(L) now also enters programmable direct interconnect input 335(L-1) of logic block 115(L-1).

The configuration data destined for the logic blocks in the L column if the PLD were defect-free are now shifted to

the corresponding logic blocks in the  $L+1$  column. The configuration data originally destined for the logic blocks in the  $L+1$  column if the PLD were defect-free are now shifted to the corresponding logic blocks in the  $L+2$  column, and so on.

- 5 Assuming the array has a total of  $n$  columns of logic blocks and one redundant column of logic blocks at its right edge, the configuration data originally destined for each logic block in the  $n^{\text{th}}$  column if the PLD were defect-free are now shifted to a corresponding logic block in the redundant column  
10 of logic blocks.

- For each logic block 115 in column  $L$ , the configuration data for programmable direct interconnect outputs 210 and 215, programmable network inputs 250, 255, 280, and 285, and for programmable network outputs 260, 265,  
15 270, and 275 are shifted into a corresponding logic block 115 in column  $L+1$ . The configuration data originally intended for the inputs and outputs of each logic block 115 in column  $L+1$  are shifted into a corresponding logic block 115 in column  $L+2$ , and so on. Assuming the array has a total of  $n$  columns  
20 of logic blocks and one redundant column of logic blocks at its right edge, the programming data intended for the programmable network inputs and outputs of each logic block 115 in the  $n^{\text{th}}$  column are shifted into a corresponding logic block 115 in the redundant column of logic blocks.

- 25 Furthermore, the programmable multiplexer 365( $S+1$ ) of programmable switch box 140( $S+1$ ) is set to couple the horizontal single-length interconnect bus 360( $S+1$ ) of programmable switch box  $S+1$  to the horizontal redundant single-length bus 370( $S+1$ ). Consequently, horizontal  
30 single-length interconnect bus 360( $S+1$ ) of programmable switch box 140( $S+1$ ) is coupled to programmable switch box 140( $S-1$ ), bypassing programmable switch box 140( $S$ ). Similarly, the programmable multiplexer 385( $S+1$ ) of programmable switch box 140( $S+1$ ) is set to couple the horizontal double-length  
35 interconnect bus 380( $S+1$ ) of programmable switch box 140( $S+1$ ) to horizontal redundant double-length bus 390. Consequently, horizontal double-length interconnect bus 380( $S+1$ ) of

programmable switch box S+1 is coupled to programmable switch box S-2, bypassing programmable switch box S.

The data which control the pass transistors in programmable switch box 140(S) are shifted into programmable switch box 140(S+1). Programmable switch box 140(S) can then be disabled, in effect disabling any interconnection therein. The data which control the pass transistors in programmable switch box 140(S+1) are shifted into programmable switch box 140(S+2), and so on. Assuming the array has a total of n column of programmable switch boxes and one redundant column of programmable switch boxes at the right edge, the data which control the pass transistors in each programmable switch box 140 in the n<sup>th</sup> column are shifted into a corresponding programmable switch box 140 in the redundant column of switch boxes. The defective column of logic blocks and the associated column of programmable switch boxes are preferably filled with benign data to disconnect any connection in the logic block, thereby isolating a fault caused by a defect and preventing contention with nondefective columns.

Fig. 5 shows in greater detail a shifting scheme used in one embodiment of the present invention. The shifting scheme of Fig. 5 advantageously permits configuration data destined for a column of logic blocks to shift into an adjacent column of logic blocks using minimal additional circuitry. Consequently, the present shifting scheme permits the column of logic blocks containing the defective logic block to be efficiently bypassed.

As shown in Fig. 5, data path 120 further comprises a serial register 400, a plurality of decoders 410(A)-410(J), and a parallel register 420. Each decoder 410(A)-410(J) has one input and two outputs: an X output and a Y output. Each decoder is controlled by a programmable data bit which may in turn be implemented in RAM, EPROM, EEPROM, fuses, antifuses, and the like. As a default, the data bit is programmed to couple the decoder input to the X output. There is also a redundant column, shown as column 430(1), for replacing a defective column of logic blocks within the array.



The configuration data from data path 120 implement the functions of the logic blocks in a plurality of logic block columns 430(1)-430(10). To configure the array, the configuration data stream is clocked serially into serial register 400 until the number of data bits shifted into register 400 equals a predetermined length count. Thereafter, the configuration data pass through decoders 410 to parallel register 420 and columns 430. For example, the configuration data for configuring column 430(10) pass through decoder 410(I) and parallel register 420(10) prior to entering column 430(10).

When a column of logic blocks, such as column 430(3), is found to be defective, redundant column 430(1) is switched into the matrix. The control bits on decoders 410(A)-410(B) are reprogrammed to connect their inputs to the Y outputs. Consequently, configuration data which normally enter column 430(3) are now shifted into column 430(2). Furthermore, configuration data which normally enter column 430(2) are now shifted into redundant column 430(1). Consequently, defective column 430(3) is bypassed, and redundant column 430(1) is employed. More importantly, the present shifting scheme results in negligible performance penalty. Shifting configuration data requires only a change in the contents of the decoders' programmable bits. Consequently, the resultant matrix possesses substantially identical speed performance as a matrix having no defective column. As discussed earlier, defective column 430(3) may be programmed with a predefined set of benign data to isolate the defect and to prevent possible contention with nondefective columns.

It will be understood that the foregoing is merely illustrative of the principles of the invention, and that various modifications can be made by those skilled in the art without departing from the scope and spirit of the invention. For example, although one spare column is discussed, it will be understood that two or more spare columns can be provided if desired. It is also understood that these spare columns may be placed throughout the PLD if desired. Defect repair

may also be effected locally for an individual group of columns. For example, one or more spare columns may be provided for each group of columns to effect defect repair for that particular group. Alternatively, a spare column of logic  
5 blocks may be provided on either side of the array. For example, a spare column of logic blocks and a spare column of programmable switch boxes may be provided at the left edge of the matrix. Depending on the location of the spare column, the decoders are then appropriately programmed to shift the  
10 configuration data in the appropriate direction. Furthermore, it will be understood that redundancy in accordance to the scope and spirit of the invention can be achieved by providing for a spare row or a plurality of spare rows to replace defective rows. Accordingly, the foregoing disclosure is  
15 intended to be illustrative, but not limiting, of the scope of the invention which is set forth in the following claims.

CLAIMS:

1. A programmable logic device capable of remedying logic block defects, said programmable logic device  
5 comprising:

a plurality of logic blocks disposed in an array format forming rows and columns, each block performing user-specified logic functions; and

at least one of said columns of logic blocks  
10 replacing a selected column of logic blocks when a logic block in said selected column is defective.

2. The programmable logic device of claim 1 wherein said logic block comprises a first input line for inputting  
15 data and a first output line for outputting data, said programmable logic device further comprising:

a first redundant line connected to said first input line for selectively coupling said first input line to a second input line, said second input line being coupled to one  
20 adjacent logic block on the same row; and

first means coupled to said first input line for programmably coupling said first input line either to a second redundant line or to a second output line, said second redundant line being coupled to an input line of one other  
25 adjacent logic block on the same row, said second output line being coupled to said one other adjacent logic block on the same row.

3. The programmable logic device of claim 2 further  
30 comprising a plurality of programmable switch boxes disposed in an array format forming rows and columns, said switch box comprising a third input line for inputting data and a third output line for outputting data, said programmable logic device further comprising:

35 a third redundant line connected to a fourth output line, said fourth output line being coupled to one adjacent switch box on the same row; and

second means coupled to said third input line for programmably coupling said third input line either to said fourth output line or a fourth redundant line, said fourth redundant line being selectively coupled to an input line of  
5 said one adjacent switch box on the same row.

4. The programmable logic device of any preceding claim wherein said logic block comprises a plurality of SRAM-based look-up tables.

10

5. The programmable logic device of any preceding claim further comprising means for shifting configuration data destined for one column of logic blocks onto another column of logic blocks.

15

20

25 6. A programmable logic device capable of remedying logic block defects, said programmable logic device comprising:

a plurality of logic blocks disposed in an array format forming rows and columns, each block performing

30 user-specified logic functions; and

at least one of said rows of logic blocks replacing a selected row of logic blocks when a logic block in said selected row is defective.

35 7. The programmable logic device of claim 8 wherein said logic block comprises a first input line for inputting data and a first output line for outputting data, said programmable logic device further comprising:

a first redundant line connected to said first input line for selectively coupling said first input line to a second input line, said second input line being coupled to one adjacent logic block on the same column; and

5 first means coupled to said first input line for programmably coupling said first input line either to a second redundant line or to a second output line, said second redundant line being coupled to an input line of one other adjacent logic block on the same column, said second output  
10 line being coupled to said one other adjacent logic block on the same column.

8. The programmable logic device of claim 7 further comprising a plurality of programmable switch boxes disposed  
15 in an array format forming rows and columns, said switch box comprising a third input line for inputting data and a third output line for outputting data, said programmable logic device further comprising:

a third redundant line connected to a fourth output  
20 line, said fourth output line being coupled to one adjacent switch box on the same column; and

second means coupled to said third input line for programmably coupling said third input line either to said fourth output line or a fourth redundant line, said fourth  
25 redundant line being selectively coupled to an input line of said one adjacent switch box on the same column.

9. The programmable logic device of any one of claims 6 to 8 wherein said logic block comprises a plurality of SRAM-based look-up  
30 tables.

10. The programmable logic device of any one of claims 6 to 9 further comprising means for shifting configuration data destined for one column of logic blocks onto another column of  
35 logic blocks.

5

10           11. A method for remedying logic block defects in a  
programmable logic device, said method comprising the steps  
of:

                  reserving at least one column of logic blocks for  
remedying logic block defects; thereafter  
15           identifying a defective logic block; and  
                  shifting a first set of configuration data for  
individual logic blocks of a first column of logic blocks,  
said first column of logic blocks containing said defective  
logic block and said first set of configuration data having  
20   been intended for said individual logic blocks of said first  
column of logic blocks had said defective logic block been  
defect-free, onto respective individual logic blocks of a  
second column of logic blocks.

25           12. A programmable logic device substantially as hereinbefore  
described with reference to and illustrated by any one of the drawings.

                  13. A method for remedying logic block defects substantially  
as hereinbefore described with reference to and illustrated by any one of  
the drawings.

<b>Patents Act 1977</b> <b>Examiner's report to the Comptroller under Section 17</b> <b>(The Search report)</b>	Application number GB 9422268.4
<b>Relevant Technical Fields</b>  (i) UK Cl (Ed.M)      G4H (HU) (ii) Int Cl (Ed.5)      H03K  <b>Databases (see below)</b> (i) UK Patent Office collections of GB, EP, WO and US patent specifications.  (ii)	Search Examiner M J DAVIS  Date of completion of Search 1 DECEMBER 1994  Documents considered relevant following a search in respect of Claims :- 1-13

**Categories of documents**

<b>X:</b> Document indicating lack of novelty or of inventive step.	<b>P:</b> Document published on or after the declared priority date but before the filing date of the present application.
<b>Y:</b> Document indicating lack of inventive step if combined with one or more other documents of the same category.	<b>E:</b> Patent document published on or after, but with priority date earlier than, the filing date of the present application.
<b>A:</b> Document indicating technological background and/or state of the art.	<b>&amp;:</b> Member of the same patent family; corresponding document.

Category	Identity of document and relevant passages	Relevant to claim(s)
X	GB 963751 (IBM)	1, 6 AT LEAST
X	US 4845633 (FURTEK)	1, 6 AT LEAST
X	US 4020469 (MANNING)	1, 6 AT LEAST

Databases: The UK Patent Office database comprises classified collections of GB, EP, WO and US patent specifications as outlined periodically in the Official Journal (Patents). The on-line databases considered for search are also listed periodically in the Official Journal (Patents).